

Inst	Op	func	reg_ write	reg_d st	reg_i n_src	alu_s rc	add_ sub	data_ write	logic_ func	func (arith)	branc h_type	pc_se l
lui	00111 1	X	1	0	1	1	0	0	00	00	00	00
add	00000 0	10000 0	1	1	1	0	0	0	00	10	00	00
sub	00000 0	10001 0	1	1	1	0	1	0	00	10	00	00
slt	00000 0	10101 0	1	1	1	0	X	0	X	01	00	00
addi	00100 0	X	1	0	1	1	0	0	00	10	00	00
slti	00101 0	X	1	0	1	1	1	0	00	10	00	00
and	00000 0	10010 0	1	1	1	0	1	0	00	11	00	00
or	00000 0	10010 1	1	1	1	0	1	0	01	11	00	00
xor	00000 0	10011 0	1	1	1	0	X	0	10	11	00	00
nor	00000 0	10011 1	1	1	1	0	X	0	11	11	00	00

andi	00110 0	X	1	1	1	1	X	0	00	11	00	00
ori	00110 1	X	1	1	1	1	X	0	01	11	00	00
xori	00111 0	X	1	1	1	1	X	0	10	11	00	00
lw	10001 1	X	1	0	0	1	0	0	10	10 (X)	00	00
sw	10101 1	X	0	0	0	1	0	1	X	10	00	00
j	00001 0	X	0	0	0	1	0	0	00	00	00	01
jr	00000 0	00100 0	0	0	0	1	0	0	00	00	00	10
bltz	00000 1	X	0	0	0	0	0	0	00	01	11	00
beq	00010 0	X	0	0	0	0	0	0	0	0	01	00
bne	00010 1	X	0	0	0	0	0	0	00	00	10	00